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Abstract 
An inherent individual test (BIST) approach in view of a direct advanced recurrence 
synthesizer (DDFS) for the dynamic extent testing of ADC is proposed. Testing simple 
segments utilizing ghostly systems requires an intelligent sinusoidal boost. The sinusoidal test 
boost is produced utilizing a direct computerized recurrence synthesizer, which depends on a 
new novel methodology of utilizing broadened Taylor arrangement approximations. The 
value of DDFS is that the yield recurrence can be exactly and quickly controlled under 
advanced control. The BIST technique goes for full dynamic portrayal of an ADC under test 
(DUT), while keeping up low region overhead. A low multifaceted nature DDFS has been 
proposed in this paper and the configuration approach for BIST of ADC is examined.  
 
Keywords: Built-In Self Test (BIST); Direct Digital Frequency Synthesis (DDFS); dynamic 
extent.  
 
INTRODUCTION 
A blended sign frameworks on-Chip 
(SoCs) are by and large made out of 
information converters (Analog to Digital 
converters what's more, Digital to Analog 
converters) [Emmert et al, (2003)] for 
interfacing with this present reality. 
Consistent increment of simple circuit 
thickness, the nature of simple 
shortcomings, and the inserting of simple 
capacities inside extensive computerized 
frameworks, makes on framework testing 
unavoidable. Reuse of SoC assets is 
profitable and alluring when portraying the 
ADC parameters. Outside sinusoidal 
source is appropriate for more devoted 
setups, where high volume testing is 
required yet worked in DDFS is inert for 
assessing the ADC execution on the seat. 
ADC is portrayed by its static and element 
exhibitions. Static characters incorporate 
balance blunder, pick up mistake, 
differential non-linearity (DNL) blunder 
and essential non-linearity (INL) mistake, 
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while the dynamic characters incorporate 
aggregate consonant twisting (THD), 
without spurious element range (SFDR), 
sign to-clamor proportion (SNR) and sign 
to noiseand mutilation proportion 
(SINAD).Dynamic portrayal of the ADC 
is imperative in the field of 
correspondence and installed frameworks. 
These dynamic parameters can be 
registered from the symphonious qualities 
and the commotion esteem. Symphonious 
and clamor estimations of a given 
converter can be assessed from its 
unearthly investigation wherein a solitary 
tone sine wave is connected to the 
converter information and FFT of the yield 
sign is figured. A complete Built-In Self 
Test technique that uses the SoC inbuilt 
assets is a decent contrasting option to 
lessen test costs when contrasted with 
outside blended sign analyzers. Segment 2 
manages the proposed BIST method. Test 
example is created utilizing Direct Digital 
Frequency Synthesizer utilizing broadened 
Taylor Series estimation and is talked 
about in Section 3. The condition for 
rational inspecting is informed in Section 
4. Segment 5 manages the pseudo code for 
the BIST controller. ADC testing strategy 
is managed in area 6.  
 
PROPOSED BIST TECHNIQUE 
A consecutive testing technique is 
proposed, in which the yield of the DAC is 
encouraged to the ADC (Device under 
Test) [Dai et al, (2006)] [Yang et al, 
(2005)]. The proposed BIST design is 
appeared in Fig.1.The engineering 
comprises of a DDFS based test design 
generator (TPG). Input clock (CLK) and 
the recurrence control word (FCW) are 
controlled by the BIST controller. The test 
vectors can either be encouraged into a 
register physically or it can be produced 
through the DDFS. The digitized test 
design from DDFS or the DAC register is 
nourished to a DAC through the 
computerized multiplexer. The 
contribution to the ADC (DUT) is either 
the yield reaction from the DAC or the 
client input (simple information) which is 
controlled by the simple multiplexer. The 
ADC is activated by the Start Conversion 
signal from the BIST controller. The 
advanced reaction from the ADC is put 
away in the memory, whose location 
pointer is controlled by the BIST 
controller.  
 
TEST PATTERN GENERATION 
USING EXTENDED TAYLOR 
SERIES APPROXIMATED DDFS 
Sine waves are generally utilized as a part 
of ADC testing. Sine wave sources are 
promptly accessible and it is moderately 
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less demanding to build up the nature of 
the sine wave (e.g., with a range analyzer). 
Sine waves are produced utilizing direct 
computerized recurrence synthesizers. In 
this paper, another novel technique 
towards the era of sine waves utilizing 
DDFS is exhibited. Taylor arrangement 
development with an estimation 
calculation is utilized to produce the sine 
waves. The proposed DDFS plan gives 
two changes over the customary DDFS 
while keeping up the execution. To start 
with, minimizing the measure of the ROM 
query table by utilizing a guess 
calculation, and second, diminishing the 
many-sided quality of the framework. The 
essential target for utilizing such a 
methodology is, to the point that exactness 
can be accomplished with moderately less 
equipment overhead, when contrasted with 
different methods. The ghostly virtue 
accomplished by this technique is 72 dBc. 
 
Fig. 1.Proposed BIST design 
 
Fig.2. demonstrates the proposed design of 
DDFS in view of the calculation depicted 
in segment 2. The N-bit recurrence control 
word to the gatherer from the framework 
controller decides the stage step and the 
recurrence determination. For the most 
part, the directly expanding yield of the 
stage collector is utilized to get to the sine 
adequacy values put away in the turn 
upward table [Essenwanger and Reinhardt, 
(1998)]. In the proposed engineering, the 
stage collector yield is the real stage 
esteem itself. After the stage esteem 
achieves 360
0
, the aggregator substance is 
reset to 0
o
. The proposed technique 
comprises of a straightforward 
computational equipment which creates 
sine wave from 0-45
0
. The 45
0
modulo 
counter recognizes the quantity of 45
0
 
additions of the stage word. The full cycle 
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is created by utilizing the symmetry of sine 
wave [Lin-hui et al, (2008)]. The quantity 
of 45
0
move over in the counter, a three 
piece quality, is utilized to guide one 
eighth of the sine wave to full wave i.e., 
360
0
. The three bits choose the quadrant of 
the given stage esteem and the information 
required for mapping (90, 180, 270 or 360) 
to 45
0
 is acquired from ROM. The 
mapping with the three bits is done by. 
The LSB of the counter esteem is utilized 
to supplement (2's supplement) the stage 
esteem, that is, if LSB is 1, the stage edge 
is supplemented (- θ). The sine and cosine 
adequacy qualities are registered utilizing 
the proposed calculation. The second and 
third bits are XOR'ed to choose sine or 
cosine capacity, through MUX. The era of 
positive half or negative portion of the sine 
wave is controlled by first piece of the 
counter esteem, and it is done utilizing the 
sign greatness DAC. 
 
Fig. 2.Proposed test design era engineering 
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PSEUDO CODE FOR BIST 
CONTROLLER 
The BIST controller figures the quantity of 
free running timekeepers required for a 
complete sinusoidal wave cycle. It 
empowers the DONE flag once the single 
rush of the sinusoid is produced. The begin 
transformation sign is a capacity of the 
free running clock and the supplement of 
the DONE sign. Therefore, the ADC is 
empowered utilizing the begin 
transformation signal. Fig.7. demonstrates 
the BIST controller engineering. The 
pseudo code for the BIST controller is 
appeared in Fig.6. On the off chance that 
the begin transformation sign is 
empowered (DONE = 0), the test sign is 
changed over into advanced structure by 
the ADC and the reactions are put away in 
the memory. The memory pointer is 
likewise increased in understanding with 
the free running clock. 
 
Fig. 6.Pseudo code for BIST controller 
 
Fig.7. BIST controller engineering 
 
CONCLUSION 
This paper manages the dynamic extent 
testing of an ADC utilizing the SoC assets. 
A novel strategy to produce the test signal 
which is utilized to describe the ADC has 
been proposed. The BIST controller 
guarantees intelligent testing by 
synchronizing the clock and the recurrence 
control word along these lines successful 
element portrayal of the ADC is 
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guaranteed. A n-bit ADC under test 
requires a DAC with a determination of at 
any rate n+2 bits [Kerzerho et al, (2008)]. 
As the determination of the proposed 
DDFS and the DAC is 11 bits, the 
dynamic parameters of a 8-bit ADC can be 
portrayed with the proposed outline. Our 
future work is to remove the music 
presented by the DAC (Hk DAC) from the 
deliberate yield range (Hk measure).  
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